 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| CY8CTMA120 TrueTouchTM Multi-Touch All-Point Touchscreen Controller Features TrueTouchTM Capacitive Touchscreen Controller Supports Multi-Touch All-Point Touchscreen Applications Supports up to 37 X/Y Sensor Inputs Supports Screen Sizes 7.3" and Below (Typical) Fast Scan Rates: Typical 120 us per X/Y Crossing High Resolution: Typical 480 x 360 for 3.5" Screen Available in 56-Pin QFN Package Multi-Touch All-Point Addressable Detection Capable of Tracking up to 10 Independent Fingers Allows Development of Customized Multi-Finger Gestures Lowest Noise TrueTouch Device Highly Configurable Sensing Circuitry Allows Maximum Design Flexibility Allows Trade-Off Between Scan Time and Noise Performance Powerful Harvard Architecture Processor M8C Processor Speeds to 24 MHz Two 8x8 Multiply, 32-Bit Accumulate Low Power at High Speed 3V to 5.25V Operating Voltage Industrial Temperature Range: -40C to +85C USB Temperature Range: -10C to +85C Full-Speed USB (12 Mbps) Four Uni-Directional Endpoints One Bi-Directional Control Endpoint USB 2.0 Compliant Dedicated 256 Byte Buffer No External Crystal Required Flexible On-Chip Memory 16K Flash Program Storage, 50000 Erase/Write Cycles 1K SRAM Data Storage In-System Serial Programming (ISSP) Partial Flash Updates Flexible Protection Modes EEPROM Emulation in Flash Precision, Programmable Clocking Internal 4% 24 and 48 MHz Oscillator Internal Oscillator for Watchdog and Sleep 0.25% Accuracy for USB with no External Components Additional System Resources 2 I CTM Slave, Master, and Multi-Master to 400 kHz Watchdog and Sleep Timers User-Configurable Low Voltage Detection Integrated Supervisory Circuit On-Chip Precision Voltage Reference Complete Development Tools Free Development Software (PSoC DesignerTM) TrueTouch Touchscreen Tuner Full-Featured, In-Circuit Emulator and Programmer Full Speed Emulation Complex Breakpoint Structure 128K Bytes Trace Memory Programmable Pin Configurations 25 mA Sink, 10 mA Drive on All GPIO Pull Up, Pull Down, High Z, Strong, or Open Drain Drive Modes on All GPIO Logic Block Diagram Cypress Semiconductor Corporation Document Number: 001-46901 Rev. *C * 198 Champion Court * San Jose, CA 95134-1709 * 408-943-2600 Revised October 7, 2008 [+] Feedback CY8CTMA120 TrueTouch Functional Overview The TrueTouch family provides the fastest and most efficient way to develop and tune a capacitive touchscreen application. A TrueTouch device includes the configurable TrueTouch block, configurable analog and digital logic, programmable interconnect, and an 8-bit CPU to run custom firmware. This architecture enables the user to create flexible, customized touchscreen configurations to match the requirements of each individual touchscreen application. Various configurations of Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts. The TrueTouch architecture is comprised of four main areas: the Core, Digital System, the TrueTouch Analog System, and System Resources including a full speed USB port. Configurable global busing allows all the device resources to be combined into a complete custom touchscreen system. The CY8CTMA120 device can have up to seven IO ports that connect to the global digital and analog interconnects, providing access to four digital blocks and six analog blocks. Implementation of touchscreen application allows additional digital and analog resources to be used, depending on the touchscreen design. The CY8CTMA120 is offered in a 56-pin QFN package with up to 48 general purpose IO (GPIO), and support of up to 37 X/Y sensors. When designing touchscreen applications, refer to the UM data sheet for performance requirements to meet and detailed design process explanation. facing. Every pin is also capable of generating a system interrupt on high level, low level, and change from last read. The Digital System The Digital System is composed of four digital resources. Each block is an 8-bit resource that is used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references. Figure 1. Digital System Block Diagram Port 7 Port 5 Port 4 Port 3 Port 2 Port 1 Port 0 Digital Clocks FromCore To System Bus ToAnalog System DIGITAL SYSTEM Digital PSoC Block Array Row Input Configuration 8 8 Row 0 DBB00 DBB01 DCB02 4 DCB03 4 8 8 Row Output Configuration The TrueTouch Core The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose IO). The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller with up to 20 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep and Watch Dog Timers (WDT). Memory encompasses 16K of Flash for program storage, 1K of SRAM for data storage, and up to 2K of EEPROM emulated using the Flash. Program Flash uses four protection levels on blocks of 64 bytes, allowing customized software IP protection. The TrueTouch device incorporates flexible internal clock generators, including a 24 MHz IMO (Internal Main Oscillator) accurate to 8% over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz ILO (Internal Low speed Oscillator) is provided for the sleep timer and WDT. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the TrueTouch device. In USB systems, the IMO self-tunes to 0.25% accuracy for USB communication. The GPIOs provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external inter- GIE[7:0] GIO[7:0] GlobalDigital Interconnect GOE[7:0] GOO[7:0] Digital peripheral configurations include those listed below. Full-Speed USB (12 Mbps) PWMs (8 to 32 bit) PWMs with dead band (8 to 24 bit) Counters (8 to 32 bit) Timers (8 to 32 bit) UART 8 bit with selectable parity SPI master and slave I2C slave and multi-master Pseudo Random Sequence Generators (8 to 32 bit) The digital blocks are connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow signal multiplexing and performing logic operations. This configurability frees the designs from the constraints of a fixed peripheral controller. Digital blocks are provided in rows of four, where the number of blocks varies by TrueTouch device family. This allows optimum choice of system resources for your application. Family characteristics are shown in Table 1 on page 4. Document Number: 001-46901 Rev. *C Page 2 of 35 [+] Feedback CY8CTMA120 The Analog System The Analog System is composed of 6 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Implementation of touchscreen application allows additional analog resources to be used, depending on the touchscreen design. Analog peripherals are very flexible and are customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are listed below. Analog-to-digital converters (up to 2, with 6 to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR) Figure 2. Analog System Block Diagram All IO (Exce p t Port 7) P0[7] P0[5] P0[3] P0[1] AGNDIn RefIn Analog Mux Bus P0[6] P0[4] P0[2] P0[0] P2[6] P2[3] P2[4] P2[2] P2[0] Filters (2 and 4 pole band-pass, low-pass, and notch) Amplifiers (up to 2, with selectable gain to 48x) Instrumentation amplifiers (1 with selectable gain to 93x) Comparators (up to 2, with 16 selectable thresholds) DACs (up to 2, with 6- to 9-bit resolution) Multiplying DACs (up to 2, with 6- to 9-bit resolution) High current output drivers (two with 30 mA drive as a PSoC Core Resource) 1.3V reference (as a System Resource) Modulators Correlators Peak Detectors Many other topologies possible P2[1] AC I0[1:0] AC I1[1:0] Array Inp u t Co n fig uratio n Blo ck Array ACB00 ASC10 ASD20 ACB01 ASD11 ASC21 Analog blocks are arranged in a column of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks, as shown in Figure 2. The Analog Multiplexer System The Analog Mux Bus connects to every GPIO pin in ports 0-5. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for capacitive sensing with the TrueTouch block comparator. It is split into two sections for simultaneous dual-channel processing. An additional 8:1 analog input multiplexer provides a second path to bring Port 0 pins to the analog array. Switch control logic enables selected pins to switch dynamically under hardware control. This enables capacitive measurement for the touchscreen applications. Other multiplexer applications include: In te rface to Dig ital Syste m RefHi RefLo AGND Analog R eference Re fe re n ce Ge n e rato rs AGNDIn RefIn Bandgap M 8C In te rface (Ad d re ss Bu s, Data Bu s, Etc.) Additional System Resources System Resources, provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, low voltage detection, and power on reset. Brief statements describing the merits of each resource follow. Full-Speed USB (12 Mbps) with five configurable endpoints and 256 bytes of RAM. No external components required except two series resistors. Wider than commercial temperature USB operation (-10C to +85C). Chip-wide mux that allows analog input from up to 48 IO pins. Electrical connection between any IO pin combinations. Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks are routed to both the digital and analog systems. Additional clocks are generated using digital PSoC blocks as clock dividers. Two multiply accumulates (MACs) provide fast 8-bit multipliers with 32-bit accumulate, to assist in both general math and digital filters. Decimator provides a custom hardware filter for digital signal processing applications, including creation of Delta Sigma ADCs. Page 3 of 35 Document Number: 001-46901 Rev. *C [+] Feedback CY8CTMA120 The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, multi-master are supported. Low Voltage Detection (LVD) interrupts signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor. An internal 1.3V reference provides an absolute reference for the analog system, including ADCs and DACs. Versatile analog multiplexer system. contains development kits, C compilers, and all accessories for PSoC development. Go to the Cypress Online Store web site at http://www.cypress.com, click the Online Store shopping cart icon at the bottom of the web page, and click PSoC (Programmable System-on-Chip) to view a current list of available items. Technical Training Modules Free PSoC technical training modules are available for users new to PSoC. Training modules cover designing, debugging, advanced analog and CapSense. Go to http://www.cypress.com/training. Getting Started To understand the TrueTouch device, read this data sheet and use the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents general silicon and electrical specifications. For in depth touchscreen application information, including touchscreen specific specifications, read the touchscreen user module data sheet that is supported by this specific device. Consultants Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to http://www.cypress.com, click on Design Support located on the left side of the web page, and select CYPros Consultants. TrueTouch Device Characteristics Depending on the TrueTouch device selected for a touchscreen application, characteristics and capabilities of each device change. Table 1 lists the touchscreen sensing capabilities available for specific TrueTouch devices. The TrueTouch device covered by this data sheet is highlighted in this table. Table 1. TrueTouch Device Characteristics Current Consumption[2] Single-Touch Scan Speed (ms)[1] Max Screen Size (Inches) Multi-Touch Gesture Multi-Touch All-Point Flash Size Technical Support PSoC application engineers take pride in fast and accurate response. They are available with a four hour guaranteed response at http://www.cypress.com/support. Application Notes A long list of application notes assist you in every aspect of your design effort. To view the PSoC application notes, go to the http://www.cypress.com web site and select Application Notes under the Design Resources list located in the center of the web page. Application notes are listed by date as default. Sensor Inputs TrueTouch Part Number SRAM Size Development Tools PSoC Designer is a Microsoft(R) Windows based, integrated development environment for the Programmable System-on-ChipTM (PSoC) devices. The PSoC Designer IDE and application runs on Windows NT 4.0, Windows 2000, Windows Millennium (Me), or Windows XP (see Figure 3 on page 5). PSoC Designer helps to select an operating configuration for the PSoC, write application code that uses the PSoC, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the CPUs. PSoC Designer also supports a high level C language compiler developed specifically for the devices in the family. CY8CTST110 CY8CTST120 CY8CTMG110 CY8CTMG120 CY8CTMA120 up to 4.3" 24 up to 8.4" 44 up to 4.3" 24 up to 8.4 44 up to 7.3" 37 YN YN YY YY YY N N N N Y 0.5 0.5 0.5 0.5 3 16 3 16 8K 512 Bytes 16K 1K 8K 512 Bytes 16K 1K 16K 1K 0.12 16 Development Kits Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store Notes 1. Per sensor typical. Depends on touchscreen panel. For MA120 per X/Y crossing Vcc = 3.3V. 2. Average mA supply current. Based on 8 ms report rate, except for MA120. Document Number: 001-46901 Rev. *C Page 4 of 35 [+] Feedback CY8CTMA120 Figure 3. PSoC Designer Subsystems Context Sensitive Help Examples provided in the tools include a 300-baud modem, LIN Bus master and slave, fan controller, and magnetic card reader. Application Editor The Application Editor edits the C language and assembly language source code. It also assembles, compiles, links, and builds. Assembler. The macro assembler allows the assembly code to be merged seamlessly with C code. The link libraries automatically use absolute addressing or can be compiled in relative mode, and linked with other software modules to get absolute addressing. PSoC Configuration Sheet PSoC Designer Graphical Designer Interface Commands Results Importable Design Database Device Database Application Database Project Database User Modules Library PSoC Designer Core Engine C Language Compiler. A C language compiler is available that supports the PSoC family of devices. Even if you have never worked in the C language before, the product quickly allows you to create complete C programs for the PSoC family devices. The embedded, optimizing C compiler provides all the features of C tailored to the PSoC architecture. It comes complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality. Debugger The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing the designer to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest. Online Help System The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started. Manufacturing Information File Emulation Pod In-Circuit Emulator Device Programmer PSoC Designer Software Subsystems Device Editor The Device Editor subsystem allows the user to select different onboard analog and digital components called user modules using the PSoC blocks. Examples of user modules are ADCs, DACs, amplifiers, and filters. The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows changing configurations at run time. PSoC Designer sets up power-on initialization tables for selected PSoC block configurations and creates source code for an application framework. The framework contains software to operate the selected components. If the project uses more than one operating configuration, then it contains routines to switch between different sets of PSoC block configurations at run time. PSoC Designer prints out a configuration sheet for a given project configuration for use during application programming in conjunction with the device data sheet. After the framework is generated, the user can add application specific code to flesh out the framework. It is also possible to change the selected components and regenerate the framework. Design Browser The Design Browser allows users to select and import preconfigured designs into the project. Users can easily browse a catalog of preconfigured designs to facilitate time-to-design. Hardware Tools In-Circuit Emulator A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices. The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation. TrueTouch Touchscreen Tuner The TrueTouch tuner is a Microsoft(R) Windows based graphical user interface allowing developers to set critical parameters and observe changes to the touchscreen application in real time. Optimal configuration from the tuner are immediately applied to the TrueTouch user module settings. Document Number: 001-46901 Rev. *C Page 5 of 35 [+] Feedback CY8CTMA120 Designing with User Modules The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility. It pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. Each block has several registers that determine its function and connectivity to other blocks, multiplexers, buses and to the IO pins. Iterative development cycles permit you to adapt the hardware and the software. This substantially lowers the risk of having to select a different part to meet the final design requirements. To speed the development process, the PSoC Designer IDE provides a library of pre-built, pre-tested hardware peripheral functions, called "User Modules." User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties. The standard user module library contains over 50 common peripherals such as ADCs, DACs timers, counters, UARTs, and other not so common peripherals such as DTMF generators and Bi-Quad analog filter sections. Each user module establishes the basic register settings that implement the selected function. It also provides parameters that allows to tailor its precise configuration to a particular application. For example, a Pulse Width Modulator User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit to establish the pulse width and duty cycle. User modules also provide tested software to cut development time. The user module application programming interface (API) provides high level functions to control and respond to hardware events at run time. The API also provides optional interrupt service routines that are adapted as needed. The API functions are documented in user module data sheets that are viewed directly in the PSoC Designer IDE. These data sheets explain the internal operation of the user module and provide performance specifications. Each data sheet describes the use of each user module parameter and documents the setting of each register controlled by the user module. The development process starts when you open a new project and bring up the Device Editor, a graphical user interface (GUI) for configuring the hardware. Pick the user modules you need for your project and map them onto the PSoC blocks with point-and-click simplicity. Next, build signal chains by interconnecting user modules to each other and the IO pins. At this stage, also configure the clock source connections and enter parameter values directly or by selecting values from drop down menus. When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the high level user module API functions. Figure 4. User Module/Source Code Development Flows Device Editor User Module Selection Placement and Parameter -ization Source Code Generator Generate Application Application Editor Project Manager Source Code Editor Build Manager Build All Debugger Interface to ICE Storage Inspector Event & Breakpoint Manager The next step is to write the main program and any sub-routines using PSoC Designer's Application Editor subsystem. The Application Editor includes a Project Manager that allows to open the project source code files (including all generated code files) from a hierarchal view. The source code editor provides syntax coloring and advanced edit features for both C and assembly language. File search capabilities include simple string searches and recursive "grep-style" patterns. A single mouse click invokes the Build Manager. It employs a professional-strength "makefile" system to automatically analyze all file dependencies and run the compiler and assembler as necessary. Project level options control optimization strategies used by the compiler and linker. Syntax errors are displayed in a console window. Double click the error message to view the offending line of source code. When all is correct, the linker builds a HEX file image suitable for programming. The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the ICE where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events such as monitoring address and data bus values, memory locations, and external signals. Document Number: 001-46901 Rev. *C Page 6 of 35 [+] Feedback CY8CTMA120 Document Conventions Acronyms Used The following table lists the acronyms that are used in this document. Acronym AC ADC API CPU CT DAC DC ECO EEPROM FSR GPIO GUI HBM ICE ILO IMO IO IPOR LSb LVD MSb PC PLL POR PPOR PSoC(R) PWM SC SRAM Description alternating current analog-to-digital converter application programming interface central processing unit continuous time digital-to-analog converter direct current external crystal oscillator electrically erasable programmable read-only memory full scale range general purpose IO graphical user interface human body model in-circuit emulator internal low speed oscillator internal main oscillator input/output imprecise power on reset least-significant bit low voltage detect most-significant bit program counter phase-locked loop power on reset precision power on reset Programmable System-on-ChipTM pulse width modulator switched capacitor static random access memory Units of Measure A units of measure table is located in the Electrical Specifications section. Table 5 on page 12 lists all the abbreviations used to measure the PSoC devices. Numeric Naming Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase `h' (for example, `14h' or `3Ah'). Hexadecimal numbers are also represented by a `0x' prefix, the C coding convention. Binary numbers have an appended lowercase `b' (for example, 01010100b' or `01000011b'). Numbers not indicated by an `h', `0x', or `b' are decimal. Document Number: 001-46901 Rev. *C Page 7 of 35 [+] Feedback CY8CTMA120 Pinouts This section describes, lists, and illustrates the CY8CTMA120 TrueTouch family pins and pinout configuration. The CY8CTMA120 TrueTouch device is available in the following packages, all of which are shown on the following pages. Every port pin (labeled "P") is capable of Digital IO. However, Vss, Vdd, and XRES are not capable of Digital IO. 56-Pin Part Pinout Table 2. 56-Pin Part Pinout (QFN) Type Pin Description No. Digital Analog Name 1 IO I, M P2[3] VREF 2 IO I, M P2[1] SNS_OUT(Output of external OP-AMP) 3 IO M P4[7] 4 IO M P4[5] 5 IO M P4[3] 6 IO M P4[1] A, I, M, P2[3] 7 IO M P3[7] A, I, M, P2[1] 8 IO M P3[5] M, P4[7] 9 IO M P3[3] M, P4[5] 10 IO M P3[1] M, P4[3] 11 IO M P5[7] M, P4[1] 12 IO M P5[5] M, P3[7] 13 IO M P5[3] M, P3[5] 14 IO M P5[1] M, P3[3] 15 IO M P1[7] phi2 (Control for high precision M, P3[1] switches) M, P5[7] 16 IO M P1[5] phi1 (Control for high precision M, P5[5] switches). M, P5[3] 17 IO M P1[3] M, P5[1] [3]. 18 IO M P1[1] I2C Serial Data (SDA), ISSP DATA 19 Power Vss Ground. Connect to circuit ground. 20 USB D+ 21 USB D22 Power Vdd Supply voltage. Bypass to ground with 0.1 uF capacitor. 23 IO P7[7] 24 IO P7[0] SHDN [3] 25 IO M P1[0] I2C Serial IRQ (Interrupt), ISSP CLK . 26 IO M P1[2] 27 IO M P1[4] 28 IO M P1[6] 29 IO M P5[0] Type Pin No. Digital Analog 30 IO M P5[2] 31 32 33 34 35 36 37 38 39 40 41 42 43 IO IO IO IO IO IO IO IO IO IO IO IO Input M M M M I, M I, M M M M M M M P5[4] P5[6] P3[0] P3[2] P3[4] XRES Active high external reset with internal pull down. P4[0] P4[2] P4[4] P4[6] P2[0] P2[2] P2[4] Direct switched capacitor block input. Direct switched capacitor block input. VREF. 44 45 46 47 48 49 50 51 52 53 54 55 56 EP LEGEND A = Analog, I = Input, O = Output, and M = Analog Mux Input. Note 3. These are the ISSP pins, which are not High Z at POR IO IO IO IO IO IO Power IO IO IO IO IO M I, M I, M I, M I, M Power Power I, M IO, M IO, M I, M M M Figure 5. CY8CTMA120 56-Pin PSoC Device M M A, I, M A, IO, M A, IO, M A, I, M M M M M 48 47 46 45 44 43 A, A, A, A, M M I, I, I, I, P2[5], P2[7], P0[1], P0[3], 1 2 3 4 5 6 7 8 9 10 11 12 13 14 56 55 54 53 52 51 50 49 P0[5], P0[7], Vss Vdd P0[6], P0[4], P0[2], P0[0], P2[6], P2[4], QFN (Top View) 42 41 40 39 38 37 36 35 34 33 32 31 30 29 15 16 17 18 19 20 21 22 23 24 Name P2[6] P0[0] P0[2] P0[4] P0[6] Vdd Vss P0[7] P0[5] P0[3] P0[1] P2[7] P2[5] Vss VREF. Description Analog column mux input. Analog column mux input. Analog column mux input. Analog column mux input. Supply voltage. Bypass to ground with 0.1 uF capacitor. Ground. Connect to circuit ground. Rx. Tx. Analog column mux input and column output. Analog column mux input. Exposed pad is internally connected to ground. Connect to circuit ground. Document Number: 001-46901 Rev. *C M, I2C SDA, M, M, M, M, I2C SCL, M, I2C SDA, M, M, I2C SCL, DVdd P7[7] P7[0] P1[0] P1[2] P1[4] P1[6] P1[7] P1[5] P1[3] P1[1] Vss D+ 25 26 27 28 P2[2], P2[0], P4[6], P4[4], P4[2], P4[0], XRES P3[4], P3[2], P3[0], P5[6], P5[4], P5[2], P5[0], A, I, M A, I, M M M M M M M M M M M M Page 8 of 35 [+] Feedback CY8CTMA120 100-Ball VFBGA Part Pinout The 100-ball VFBGA part is for the CY8CTMA120 device. Table 3. 100-Ball Part Pinout (VFBGA) Analog Pin No. A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 E1 E2 E3 E4 E5 E6 E7 E8 E9 E10 Name Description Ground connection. Ground connection. No connection. No connection. No connection. Supply voltage. No connection. No connection. Ground connection. Ground connection. Ground connection. Ground connection. Direct switched capacitor block input. Analog column mux input. Analog column mux input. Supply voltage. Analog column mux input. Direct switched capacitor block input. Ground connection. Ground connection. No connection. Pin No. Analog Digital Digital Name NC P5[7] P3[5] P5[1] Vss Vss P5[0] P3[0] XRES P7[1] NC P5[5] P3[3] P1[7] P1[1] P1[0] P1[6] P3[4] P5[6] P7[2] NC P5[3] P3[1] P1[5] P1[3] P1[2] P1[4] P3[2] P5[4] P7[3] Vss Vss D+ DVdd P7[7] P7[0] P5[2] Vss Vss Vss Vss NC NC Vdd P7[6] P7[5] P7[4] Vss Vss No connection. Description Power Power Vss Vss NC NC NC Power Vdd NC NC Power Vss Power Vss Power Vss Power Vss IO I,M P2[1] IO I,M P0[1] IO I,M P0[7] Power Vdd IO I,M P0[2] IO I,M P2[2] Power Vss Power Vss NC IO M P4[1] IO M P4[7] IO M P2[7] IO IO,M P0[5] IO I,M P0[6] IO I,M P0[0] IO I,M P2[0] IO M P4[2] NC NC IO M P3[7] IO M P4[5] IO M P2[5] IO IO,M P0[3] IO I,M P0[4] IO M P2[6] IO M P4[6] IO M P4[0] NC NC NC IO M P4[3] IO I,M P2[3] Power Vss Power Vss IO M P2[4] IO M P4[4] IO M P3[6] NC F1 F2 F3 F4 F5 F6 F7 F8 F9 F10 G1 G2 G3 G4 G5 G6 G7 G8 G9 G10 H1 H2 H3 H4 Analog column mux input and column output. H5 Analog column mux input. H6 Analog column mux input. H7 Direct switched capacitor block input. H8 H9 No connection. H10 No connection. J1 J2 J3 J4 Analog column mux input and column output. J5 Analog column mux input. J6 External Voltage Reference (VREF) input. J7 J8 J9 No connection. J10 No connection. K1 No connection. K2 K3 Direct switched capacitor block input. K4 Ground connection. K5 Ground connection. K6 External Analog Ground (AGND) input. K7 K8 K9 No connection. K10 IO M IO M IO M Power Power IO M IO M IO IO IO IO IO IO IO IO IO IO M M M M M M M M Ground connection. Ground connection. Active high pin reset with internal pull down. No connection. I2C Serial Clock (SCL). I2C Serial Clock (SCL), ISSP SCLK. I2C Serial Data (SDA), ISSP SDATA. No connection. IO M IO M IO M IO M IO M IO M IO M IO M IO Power Power USB USB Power IO IO IO M Power Power Power Power I2C Serial Data (SDA). Optional External Clock Input (EXTCLK). Ground connection. Ground connection. Supply voltage. Power IO IO IO Power Power Ground connection. Ground connection. Ground connection. Ground connection. No connection. No connection. Supply voltage. Ground connection. Ground connection. LEGENDA = Analog, I = Input, O = Output, M = Analog Mux Input, NC = No Connection. Document Number: 001-46901 Rev. *C Page 9 of 35 [+] Feedback CY8CTMA120 Figure 6. CY8CTMA120 OCD (Not for Production) 1 A B C D E F G H J K Vss Vss NC NC NC NC NC NC Vss Vss 2 Vss Vss P4[1] P3[7] NC P5[7] P5[5] P5[3] Vss Vss 3 NC P2[1] P4[7] P4[5] P4[3] P3[5] P3[3] P3[1] D+ NC 4 NC P0[1] P2[7] P2[5] P2[3] P5[1] P1[7] P1[5] DNC 5 NC P0[7] P0[5] P0[3] Vss Vss P1[1] P1[3] Vdd Vdd 6 Vdd Vdd P0[6] P0[4] Vss Vss P1[0] P1[2] P7[7] P7[6] 7 NC P0[2] P0[0] P2[6] P2[4] P5[0] P1[6] P1[4] P7[0] P7[5] 8 NC P2[2] P2[0] P4[6] P4[4] P3[0] P3[4] P3[2] P5[2] P7[4] 9 Vss Vss P4[2] P4[0] P3[6] XRES 10 Vss Vss NC NC NC P7[1] P7[2] P7[3] Vss Vss P5[6] P5[4] Vss Vss BGA (Top View) 100-Pin Part Pinout (On-Chip Debug) The 100-pin TQFP part is the CY8CTMA120 On-Chip Debug (OCD) TrueTouch device. Note This part is only used for in-circuit debugging. It is NOT available for production. Table 4. 100-Pin Part Pinout (TQFP) Analog Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 Pin No. 22 23 24 25 Name Description No connection. Leave floating. No connection. Leave floating. Analog column mux input. Pin No. 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 Pin No. 72 73 74 75 Analog Digital Digital Name P1[6] P5[0] P5[2] P5[4] P5[6] P3[0] P3[2] P3[4] P3[6] HCLK CCLK XRES P4[0] P4[2] Vss P4[4] P4[6] P2[0] P2[2] P2[4] NC Name P2[6] NC P0[0] NC Description NC NC IO I, M P0[1] IO M P2[7] IO M P2[5] IO I, M P2[3] IO I, M P2[1] IO M P4[7] IO M P4[5] IO M P4[3] IO M P4[1] OCDE OCDO NC Power Vss IO M P3[7] IO M P3[5] IO M P3[3] IO M P3[1] IO M P5[7] IO M P5[5] Analog Digital Name P5[3] P5[1] P1[7] NC Direct switched capacitor block input. Direct switched capacitor block input. IO IO IO IO IO IO IO IO IO M M M M M M M M M OCD even data IO. OCD odd data output. No connection. Leave floating. Ground. Connect to circuit ground. Input IO M IO M Power IO M IO M IO I, M IO I, M IO Analog Digital OCD high speed clock output. OCD CPU clock output. Active high pin reset with internal pull down. Ground. Connect to circuit ground. Direct switched capacitor block input. Direct switched capacitor block input. External Analog Ground (AGND) input. No connection. Leave floating. Description External Voltage Reference (VREF) input. No connection. Leave floating. Analog column mux input. No connection. Leave floating. Description IO IO IO M M M IO IO I I2C Serial Clock (SCL). No connection. Leave floating. Document Number: 001-46901 Rev. *C Page 10 of 35 [+] Feedback CY8CTMA120 Table 4. 100-Pin Part Pinout (TQFP) (continued) 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 NC NC P1[5] P1[3] P1[1] NC Vss D+ DVdd P7[7] P7[6] P7[5] P7[4] P7[3] P7[2] P7[1] P7[0] NC NC NC NC P1[0] P1[2] P1[4] No connection. Leave floating. No connection. Leave floating. I2C Serial Data (SDA) Crystal (XTALin), I2C Serial Clock (SCL), ISSP SCLK[3]. No connection. Leave floating. Ground. Connect to circuit ground. 76 77 78 79 80 81 82 IO IO I, M I, M NC P0[2] NC P0[4] NC P0[6] Vdd NC Vss NC No connection. Leave floating. Analog column mux input and column output. No connection. Leave floating. Analog column mux input and column output. No connection. Leave floating. Analog column mux input. Supply voltage. Bypass to ground with 0.1 uF capacitor. No connection. Leave floating. Ground. Connect to circuit ground. No connection. Leave floating. No connection. Leave floating. No connection. Leave floating. No connection. Leave floating. No connection. Leave floating. No connection. Leave floating. No connection. Leave floating. No connection. Leave floating. No connection. Leave floating. No connection. Leave floating. Analog column mux input. No connection. Leave floating. Analog column mux input and column output. No connection. Leave floating. Analog column mux input and column output. No connection. Leave floating. IO IO IO Power USB USB Power IO IO IO IO IO IO IO IO IO I, M Power IO IO IO 83 84 Supply voltage. Bypass to ground with 0.1 uF 85 capacitor. 86 87 88 89 90 91 92 93 No connection. Leave floating. 94 No connection. Leave floating. 95 No connection. Leave floating. 96 No connection. Leave floating. 97 Crystal (XTALout), I2C Serial Data (SDA), 98 ISSP SDATA[3]. 99 Optional External Clock Input (EXTCLK). 100 Power IO IO NC NC NC NC NC NC NC NC NC I, M P0[7] NC IO, M P0[5] NC IO, M P0[3] NC IO LEGENDA = Analog, I = Input, O = Output, NC = No Connection, M = Analog Mux Input, OCD = On-Chip Debugger. Figure 7. CY8CTMA120 OCD (Not for Production) P0[3], M, AI NC P0[5], M, AI NC P0[7], M, AI NC NC Vdd P0[6], M, AI NC P0[4], M, AI NC P0[2], M, AI NC 77 76 M,P1[2] M,P1[4] 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 NC P0[0], M , AI NC P2[6], M , External VREF NC P2[4], M , External AGND P2[2], M , AI P2[0], M , AI P4[6], M P4[4], M Vss P4[2], M P4[0], M XRES CCLK HCLK P3[6], M P3[4], M P3[2], M P3[0], M P5[6], M P5[4], M P5[2], M P5[0], M P1[6], M 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 P7[3] P7[2] NC NC Vss NC NC NC NC NC NC NC NC NC NC AI, M , P0[1] M , P2[7] M , P2[5] AI, M , P2[3] AI, M , P2[1] M , P4[7] M , P4[5] M , P4[3] M , P4[1] OCDE OCDO NC Vss M , P3[7] M , P3[5] M , P3[3] M , P3[1] M , P5[7] M , P5[5] M , P5[3] M , P5[1] I2C SCL, P1[7] NC 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 TQFP P7[7] P7[6] P7[5] P7[4] Document Number: 001-46901 Rev. *C NC I2C SDA, M, P1[5] M,P1[3] I2C SCL, M, P1[1] NC Vss D+ DVdd P7[1] P7[0] NC NC NC NC I2C SDA, M, P1[0] NC 80 79 78 Page 11 of 35 [+] Feedback CY8CTMA120 Electrical Specifications This section presents the DC and AC electrical specifications of the CY8CTMA120 TrueTouch device family. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at http://www.cypress.com/psoc. Specifications are valid for -40oC TA 85oC and TJ 100oC, except where noted. Specifications for devices running at greater than 12 MHz are valid for -40oC TA 70oC and TJ 82oC. Figure 8. Voltage versus CPU Frequency 5.25 4.75 Vdd Voltage lid ng Va rati n e io Op Reg 3.00 93 kHz CPUFrequency 12 MHz 24 MHz Table 5 lists the units of measure that are used in this section. Table 5. Units of Measure Symbol oC dB fF Hz KB Kbit kHz k MHz M A F H s V Vrms Unit of Measure degree Celsius decibels femto farad hertz 1024 bytes 1024 bits kilohertz kilohm megahertz megaohm microampere microfarad microhenry microsecond microvolts microvolts root-mean-square Symbol W mA ms mV nA ns nV pA pF pp ppm ps sps s V Unit of Measure microwatts milli-ampere milli-second milli-volts nanoampere nanosecond nanovolts ohm picoampere picofarad peak-to-peak parts per million picosecond samples per second sigma: one standard deviation volts Document Number: 001-46901 Rev. *C Page 12 of 35 [+] Feedback CY8CTMA120 Absolute Maximum Ratings Table 6. Absolute Maximum Ratings Symbol Description TSTG Storage Temperature Min -55 Typ 25 Max +100 Units oC Notes Higher storage temperatures reduces data retention time. Recommended storage temperature is +25oC 25oC. Extended duration storage temperatures above 65oC degrades reliability. TA Vdd VIO VIO2 IMIO IMAIO ESD LU Ambient Temperature with Power Applied Supply Voltage on Vdd Relative to Vss DC Input Voltage DC Voltage Applied to Tri-state Maximum Current into any Port Pin Maximum Current into any Port Pin Configured as Analog Driver Electro Static Discharge Voltage[4] Latch Up Current -40 -0.5 Vss - 0.5 Vss - 0.5 -25 -50 2000 - - - - - - - - - +85 +6.0 Vdd + 0.5 Vdd + 0.5 +50 +50 - 200 oC V V V mA mA V mA Human Body Model ESD. Operating Temperature Table 7. Operating Temperature Symbol Description TA Ambient Temperature[5] TAUSB Ambient Temperature using USB TJ Junction Temperature Min -40 -10 -40 Typ - - - Max +85 +85 +100 Units oC oC oC Notes The temperature rise from ambient to junction is package specific. See Thermal Impedance for the Package on page 32. The user must limit the power consumption to comply with this requirement. Notes 4. See the user module data sheet for touchscreen application related ESD testing. 5. See the user module data sheet for touchscreen application related temperature testing. Document Number: 001-46901 Rev. *C Page 13 of 35 [+] Feedback CY8CTMA120 DC Electrical Characteristics The following electrical characteristics are for proper CPU core and IO operation. For capacitive touchscreen electrical characteristics, refer to the touchscreen user module data sheet. DC Chip Level Specifications Table 8 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, or 3.0V to 3.6V and -40C TA 85C, respectively. Typical parameters apply to 5V and 3.3V at 25C. These are for design guidance only. Table 8. DC Chip Level Specifications Symbol Description Vdd Supply Voltage IDD5 Supply Current, IMO = 24 MHz (5V) Min 3.0 - Typ - 14 Max 5.25 27 Units V mA Notes See DC POR and LVD specifications, Table 20 on page 21. Conditions are Vdd = 5.0V, TA = 25 oC, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off. Conditions are Vdd = 3.3V, TA = 25 oC, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.367 kHz, analog power = off. Conditions are with internal slow speed oscillator, Vdd = 3.3V, -40 oC TA 55 oC, analog power = off. Conditions are with internal slow speed oscillator, Vdd = 3.3V, 55 oC < TA 85 oC, analog power = off. IDD3 Supply Current, IMO = 24 MHz (3.3V) - 8 14 mA ISB ISBH Sleep (Mode) Current with POR, LVD, Sleep - Timer, and WDT.[6] Sleep (Mode) Current with POR, LVD, Sleep - Timer, and WDT at high temperature.[6] 3 6.5 A A 4 25 Document Number: 001-46901 Rev. *C Page 14 of 35 [+] Feedback CY8CTMA120 DC General Purpose IO Specifications Table 9 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, or 3.0V to 3.6V and -40C TA 85C, respectively. Typical parameters apply to 5V and 3.3V at 25C. These are for design guidance only. Table 9. DC GPIO Specifications Symbol Description RPU Pull Up Resistor Pull Down Resistor RPD High Output Level VOH Min Typ 4 5.6 4 5.6 Vdd - 1.0 - Max 8 8 - Units k k V Notes VOL Low Output Level - - 0.75 V VIL VIH VH IIL CIN COUT Input Low Level Input High Level Input Hysterisis Input Leakage (Absolute Value) Capacitive Load on Pins as Input Capacitive Load on Pins as Output - 2.1 - - - - - - 60 1 3.5 3.5 0.8 - - 10 10 V V mV nA pF pF IOH = 10 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined IOH budget. IOL = 25 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 200 mA maximum combined IOL budget. Vdd = 3.0 to 5.25. Vdd = 3.0 to 5.25. Gross tested to 1 A. Package and pin dependent. Temp = 25oC. Package and pin dependent. Temp = 25oC. DC Full Speed USB Specifications Table 10 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -10C TA 85C, or 3.0V to 3.6V and -10C TA 85C, respectively. Typical parameters apply to 5V and 3.3V at 25C. These are for design guidance only. Table 10. DC Full-Speed (12 Mbps) USB Specifications Symbol Description USB Interface Differential Input Sensitivity VDI Differential Input Common Mode Range VCM Single Ended Receiver Threshold VSE Transceiver Capacitance CIN High-Z State Data Line Leakage IIO REXT External USB Series Resistor Static Output High, Driven VUOH VUOHI VUOL ZO VCRS Static Output High, Idle Static Output Low USB Driver Output Impedance D+/D- Crossover Voltage Min 0.2 0.8 0.8 - -10 23 2.8 2.7 - 28 1.3 - - - - - - - - - - - Typ Max - 2.5 2.0 20 10 25 3.6 3.6 0.3 44 2.0 Units V V V pF A W V V V W V | (D+) - (D-) | Notes 0V < VIN < 3.3V. In series with each USB pin. 15 k 5% to Ground. Internal pull up enabled. 15 k 5% to Ground. Internal pull up enabled. 15 k 5% to Ground. Internal pull up enabled. Including REXT Resistor. Note 6. Standby current includes all functions (POR, LVD, WDT, Sleep Timer) needed for reliable system operation. This must be compared with devices that have similar Document Number: 001-46901 Rev. *C Page 15 of 35 [+] Feedback CY8CTMA120 DC Operational Amplifier Specifications Table 11 and Table 12 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, or 3.0V to 3.6V and -40C TA 85C, respectively. Typical parameters apply to 5V and 3.3V at 25C. These are for design guidance only. The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Capacitor PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Table 11. 5V DC Operational Amplifier Specifications Description Input Offset Voltage (absolute value) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High TCVOSOA Average Input Offset Voltage Drift Input Leakage Current (Port 0 Analog Pins) IEBOA CINOA Input Capacitance (Port 0 Analog Pins) VCMOA Symbol VOSOA Min - Typ 1.6 1.3 1.2 7.0 20 4.5 - - Max 10 8 7.5 35.0 - 9.5 Vdd Vdd 0.5 Units mV mV mV V/oC pA pF V Notes - - - Common Mode Voltage Range 0.0 Common Mode Voltage Range (high power 0.5 or high opamp bias) Gross tested to 1 A. Package and pin dependent. Temp = 25oC. The common mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer. Open Loop Gain Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High VOHIGHO High Output Voltage Swing (internal signals) Power = Low, Opamp Bias = High A Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High VOLOWOA Low Output Voltage Swing (internal signals) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High ISOA Supply Current (including associated AGND buffer) Power = Low, Opamp Bias = Low Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = Low Power = High, Opamp Bias = High PSRROA Supply Voltage Rejection Ratio GOLOA 60 60 80 - - dB Vdd - 0.2 - Vdd - 0.2 - Vdd - 0.5 - - - - - - - - - - 65 - - - 400 500 800 1200 2400 4600 80 - - - 0.2 0.2 0.5 800 900 1000 1600 3200 6400 - V V V V V V A A A A A A dB Vss VIN (Vdd - 2.25) or (Vdd 1.25V) VIN Vdd. Document Number: 001-46901 Rev. *C Page 16 of 35 [+] Feedback CY8CTMA120 Table 12. 3.3V DC Operational Amplifier Specifications Symbol VOSOA Description Input Offset Voltage (absolute value) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High High Power is 5V Only Input Leakage Current (Port 0 Analog Pins) Input Capacitance (Port 0 Analog Pins) Common Mode Voltage Range - - - - - 0.2 Min Typ 1.65 1.32 7.0 20 4.5 - Max 10 8 35.0 - 9.5 Vdd 0.2 Units mV mV V/oC pA pF V Gross tested to 1 A. Package and pin dependent. Temp = 25oC. The common mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer. Notes TCVOSOA Average Input Offset Voltage Drift IEBOA CINOA VCMOA GOLOA Open Loop Gain Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = Low Power = High, Opamp Bias = Low 60 60 80 - - dB VOHIGHOA High Output Voltage Swing (internal signals) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = Low Power = High is 5V only VOLOWOA Low Output Voltage Swing (internal signals) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = Low Power = High, Opamp Bias = Low ISOA Supply Current (including associated AGND buffer) Power = Low, Opamp Bias = Low Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = Low Power = High, Opamp Bias = High Supply Voltage Rejection Ratio Vdd - 0.2 - Vdd - 0.2 - Vdd - 0.2 - - - - - - - - - - 65 - - - 400 500 800 1200 2400 4600 80 - - - 0.2 0.2 0.2 800 900 1000 1600 3200 6400 - V V V V V V A A A A A A dB Vss VIN (Vdd - 2.25) or (Vdd 1.25V) VIN Vdd. PSRROA DC Low Power Comparator Specifications Table 13 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, 3.0V to 3.6V and -40C TA 85C, or 2.4V to 3.0V and -40C TA 85C, respectively. Typical parameters apply to 5V at 25C. These are for design guidance only. Table 13. DC Low Power Comparator Specifications Symbol VREFLPC ISLPC VOSLPC Description Low Power Comparator (LPC) Reference Voltage range LPC Supply Current LPC Voltage Offset Min 0.2 - - - 10 2.5 Typ Max Units Vdd - 1 V 40 30 A mV Notes Document Number: 001-46901 Rev. *C Page 17 of 35 [+] Feedback CY8CTMA120 DC IDAC Resolution Table 14 lists IDAC typical resolution. Typical parameters apply to 5V at 25C. These are for design guidance only. Table 14. DC Low Power Comparator Specifications Symbol IDAC Description Current output of 1 LSB (1x Setting) Min Typ 75 Max Units nA Notes DC Analog Output Buffer Specifications Table 15 and Table 16 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, or 3.0V to 3.6V and -40C TA 85C, respectively. Typical parameters apply to 5V and 3.3V at 25C. These are for design guidance only. Table 15. 5V DC Analog Output Buffer Specifications Symbol VOSOB TCVOSO B Description Input Offset Voltage (Absolute Value) Average Input Offset Voltage Drift Min - - 0.5 - - Typ 3 +6 - 0.6 0.6 Max 12 - Vdd - 1.0 - - Units mV V/C V W W Notes Common Mode Input Voltage Range Output Resistance Power = Low Power = High VOHIGHO High Output Voltage Swing (Load = 32 ohms to Vdd/2) B Power = Low Power = High VOLOWOB Low Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High ISOB Supply Current Including Bias Cell (No Load) Power = Low Power = High PSRROB Supply Voltage Rejection Ratio VCMOB ROUTOB 0.5 x Vdd + 1.1 - 0.5 x Vdd + 1.1 - - - V V - - - - 53 - - 1.1 2.6 64 0.5 x Vdd - 1.3 V 0.5 x Vdd - 1.3 V 5.1 8.8 - mA mA dB (0.5 x Vdd - 1.3) VOUT (Vdd - 2.3). Document Number: 001-46901 Rev. *C Page 18 of 35 [+] Feedback CY8CTMA120 Table 16. 3.3V DC Analog Output Buffer Specifications Symbol VOSOB TCVOSOB VCMOB ROUTOB Description Input Offset Voltage (Absolute Value) Average Input Offset Voltage Drift Common Mode Input Voltage Range Output Resistance Power = Low Power = High VOHIGHOB High Output Voltage Swing (Load = 1K ohms to Vdd/2) Power = Low Power = High VOLOWOB Low Output Voltage Swing (Load = 1K ohms to Vdd/2) Power = Low Power = High ISOB Supply Current Including Bias Cell (No Load) Power = Low Power = High PSRROB Supply Voltage Rejection Ratio DC Analog Reference Specifications Table 17 and Table 18 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, or 3.0V to 3.6V and -40C TA 85C, respectively. Typical parameters apply to 5V and 3.3V at 25C. These are for design guidance only. The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high. Table 17. 5V DC Analog Reference Specifications Symbol BG - - - - - - - - - - - - - Description Bandgap Voltage Reference AGND = Vdd/2[7] AGND = 2 x BandGap[7] AGND = P2[4] (P2[4] = Vdd/2)[7] AGND = BandGap[7] AGND = 1.6 x BandGap[7] AGND Block to Block Variation (AGND = Vdd/2)[7] RefHi = Vdd/2 + BandGap RefHi = 3 x BandGap RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V) RefHi = P2[4] + BandGap (P2[4] = Vdd/2) RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V) RefHi = 3.2 x BandGap RefLo = Vdd/2 - BandGap Min 1.28 Vdd/2 - 0.04 2 x BG - 0.048 P2[4] - 0.011 BG - 0.009 1.6 x BG - 0.022 -0.034 Vdd/2 + BG - 0.10 Min - - 0.5 - - Typ 3 +6 1 1 Max 12 - Vdd - 1.0 - - - - Units mV V/C V W W V V Notes 0.5 x Vdd + 1.0 - 0.5 x Vdd + 1.0 - - - - 34 - - 0.8 2.0 64 0.5 x Vdd - 1.0 V 0.5 x Vdd - 1.0 V 2.0 4.3 - mA mA dB (0.5 x Vdd - 1.0) VOUT (0.5 x Vdd + 0.9). Typ 1.30 Vdd/2 - 0.01 2 x BG - 0.030 P2[4] BG + 0.008 1.6 x BG - 0.010 0.000 Vdd/2 + BG Max 1.32 Vdd/2 + 0.007 2 x BG + 0.024 P2[4] + 0.011 BG + 0.016 1.6 x BG + 0.018 0.034 Vdd/2 + BG + 0.10 Units V V V V V V V V V V V V V V 3 x BG - 0.06 2 x BG + P2[6] 0.113 P2[4] + BG - 0.130 P2[4] + P2[6] 0.133 3.2 x BG - 0.112 Vdd/2 - BG - 0.04 3 x BG 2 x BG + P2[6] 0.018 P2[4] + BG - 0.016 P2[4] + P2[6] 0.016 3.2 x BG Vdd/2 - BG + 0.024 3 x BG + 0.06 2 x BG + P2[6] + 0.077 P2[4] + BG + 0.098 P2[4] + P2[6]+ 0.100 3.2 x BG + 0.076 Vdd/2 - BG + 0.04 Document Number: 001-46901 Rev. *C Page 19 of 35 [+] Feedback CY8CTMA120 Table 17. 5V DC Analog Reference Specifications (continued) Symbol - - - - Min BG - 0.06 2 x BG - P2[6] 0.084 RefLo = P2[4] - BandGap (P2[4] = Vdd/2) P2[4] - BG - 0.056 RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V) P2[4] - P2[6] 0.057 Description RefLo = BandGap RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V) Typ BG 2 x BG - P2[6] + 0.025 P2[4] - BG + 0.026 P2[4] - P2[6] + 0.026 Max BG + 0.06 2 x BG - P2[6] + 0.134 P2[4] - BG + 0.107 P2[4] - P2[6] + 0.110 Units V V V V Table 18. 3.3V DC Analog Reference Specifications Symbol BG - - - - - - - - - - - - - - - - - Description Bandgap Voltage Reference AGND = Vdd/2[7] AGND = 2 x BandGap[7] AGND = P2[4] (P2[4] = Vdd/2) AGND = BandGap[7] AGND = 1.6 x BandGap[7] AGND Column to Column Variation (AGND = Vdd/2)[7] RefHi = Vdd/2 + BandGap RefHi = 3 x BandGap RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V) RefHi = P2[4] + BandGap (P2[4] = Vdd/2) RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V) RefHi = 3.2 x BandGap RefLo = Vdd/2 - BandGap RefLo = BandGap RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V) RefLo = P2[4] - BandGap (P2[4] = Vdd/2) RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V) Min 1.28 Vdd/2 - 0.03 Not Allowed P2[4] - 0.008 BG - 0.009 1.6 x BG - 0.027 -0.034 Not Allowed Not Allowed Not Allowed Not Allowed P2[4] + P2[6] 0.075 Not Allowed Not Allowed Not Allowed Not Allowed Not Allowed P2[4] - P2[6] 0.048 Typ 1.30 Vdd/2 - 0.01 P2[4] + 0.001 BG + 0.005 1.6 x BG - 0.010 0.000 Max 1.32 Vdd/2 + 0.005 P2[4] + 0.009 BG + 0.015 1.6 x BG + 0.018 0.034 Units V V V V V V P2[4] + P2[6] 0.009 P2[4] + P2[6] + 0.057 V P2[4]- P2[6] + 0.022 P2[4] - P2[6] + 0.092 V DC Analog PSoC Block Specifications Table 19 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, or 3.0V to 3.6V and -40C TA 85C, respectively. Typical parameters apply to 5V and 3.3V at 25C. These are for design guidance only. Table 19. DC Analog PSoC Block Specifications Symbol RCT CSC Description Resistor Unit Value (Continuous Time) Capacitor Unit Value (Switched Capacitor) Min - - Typ 12.2 80 Max - - Units k fF Notes Note 7. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is 1.3V 0.02V. Document Number: 001-46901 Rev. *C Page 20 of 35 [+] Feedback CY8CTMA120 DC POR and LVD Specifications Table 20 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, or 3.0V to 3.6V and -40C TA 85C, respectively. Typical parameters apply to 5V or 3.3V at 25C. These are for design guidance only. Note The bits PORLEV and VM in the table below refer to bits in the VLT_CR register. Table 20. DC POR and LVD Specifications Symbol VPPOR0R VPPOR1R VPPOR2R VPPOR0 VPPOR1 VPPOR2 VPH0 VPH1 VPH2 VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7 Description Vdd Value for PPOR Trip (positive ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b Vdd Value for PPOR Trip (negative ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b PPOR Hysteresis PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b Vdd Value for LVD Trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b Min Typ 2.91 4.39 4.55 2.82 4.39 4.55 92 0 0 2.92 3.02 3.13 4.00 4.48 4.64 4.73 4.81 Max Units V V V V V V mV mV mV V V V V V V V V Notes - - - - - - - 2.86 2.96 3.07 3.92 4.39 4.55 4.63 4.72 - - - 2.98[8] 3.08 3.20 4.08 4.57 4.74[9] 4.82 4.91 Notes 8. Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply. 9. Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply. Document Number: 001-46901 Rev. *C Page 21 of 35 [+] Feedback CY8CTMA120 DC Programming Specifications Table 21 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, or 3.0V to 3.6V and -40C TA 85C, respectively. Typical parameters apply to 5V and 3.3V at 25C and are for design guidance only. Table 21. DC Programming Specifications Symbol IDDP VILP Description Supply Current During Programming or Verify Input Low Voltage During Programming or Verify VIHP Input High Voltage During Programming or Verify IILP Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify IIHP Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify VOLV Output Low Voltage During Programming or Verify VOHV Output High Voltage During Programming or Verify FlashENPB Flash Endurance (per block) FlashENT Flash Endurance (total)[10] FlashDR Flash Data Retention Min - - 2.1 - - - Vdd - 1.0 Typ 15 - - - - - - Max 30 0.8 - 0.2 1.5 Units mA V V mA mA Driving internal pull-down resistor. Driving internal pull-down resistor. Notes Vss + 0.75 V Vdd - - - V - - Years Erase/write cycles per block. Erase/write cycles. 50,000 - 1,800,000 - 10 - Note 10. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles). For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information. Document Number: 001-46901 Rev. *C Page 22 of 35 [+] Feedback CY8CTMA120 AC Electrical Characteristics AC Chip Level Specifications Table 22 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, or 3.0V to 3.6V and -40C TA 85C, respectively. Typical parameters apply to 5V and 3.3V at 25C. These are for design guidance only. Table 22. AC Chip Level Specifications Description Internal Main Oscillator Frequency for 24 MHz (5V) FIMO243V Internal Main Oscillator Frequency for 24 MHz (3.3V) FIMOUSB5 Internal Main Oscillator Frequency with USB (5V) V Frequency locking enabled and USB traffic present. FIMOUSB3 Internal Main Oscillator Frequency with USB (3.3V) V Frequency locking enabled and USB traffic present. FCPU1 CPU Frequency (5V Nominal) FCPU2 CPU Frequency (3.3V Nominal) FBLK5 Digital PSoC Block Frequency (5V Nominal) FBLK3 Digital PSoC Block Frequency (3.3V Nominal) F32K1 Internal Low Speed Oscillator Frequency Jitter32k 32 kHz Period Jitter Step24M 24 MHz Trim Step Size Fout48M 48 MHz Output Frequency Jitter24M 24 MHz Period Jitter (IMO) 1 Peak-to-Peak FMAX Maximum Frequency of signal on row input or row output. TRAMP Supply Ramp Time Symbol FIMO245V Min 23.04 22.08 23.94 Typ 24 24 24 Max 24.96[11,12] 25.9212,13] 24.06[12] Units MHz MHz MHz Notes Trimmed for 5V operation using factory trim values. Trimmed for 3.3V operation using factory trim values. -10C TA 85C 4.35 Vdd 5.15 -0C TA 70C 3.15 Vdd 3.45 23.94 24 24.06[12] MHz 0.93 0.93 0 0 15 - - 46.08 - - 0 24 12 48 24 32 100 50 48.0 300 - - 24.96[11,12] MHz 12.96[12,13] MHz 49.92[11,12,14] MHz 25.92[12, 14] 64 MHz kHz ns kHz MHz ps 12.96 - MHz s Refer to the AC Digital Block Specifications. - 49.92[11,13] Trimmed. Utilizing factory trim values. Figure 9. 24 MHz Period Jitter (IMO) Timing Diagram Jitter24M1 F24M Notes 11. 4.75V < Vdd < 5.25V. 12. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range. 13. 3.0V < Vdd < 3.6V. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V. 14. See the individual user module data sheets for information on maximum frequencies for user modules. Document Number: 001-46901 Rev. *C Page 23 of 35 [+] Feedback CY8CTMA120 AC General Purpose IO Specifications Table 23 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, or 3.0V to 3.6V and -40C TA 85C, respectively. Typical parameters apply to 5V and 3.3V at 25C. These are for design guidance only. Table 23. AC GPIO Specifications Symbol FGPIO TRiseF TFallF TRiseS TFallS Description GPIO Operating Frequency Rise Time, Normal Strong Mode, Cload = 50 pF Fall Time, Normal Strong Mode, Cload = 50 pF Rise Time, Slow Strong Mode, Cload = 50 pF Fall Time, Slow Strong Mode, Cload = 50 pF Min 0 3 2 10 10 Typ - - - 27 22 Max 12 18 18 - - Units MHz ns ns ns ns Notes Normal Strong Mode Vdd = 4.5 to 5.25V, 10% - 90% Vdd = 4.5 to 5.25V, 10% - 90% Vdd = 3 to 5.25V, 10% - 90% Vdd = 3 to 5.25V, 10% - 90% Figure 10. GPIO Timing Diagram 90% GPIO Pin O u tp u t Vo lta g e 10% TR ise F TR ise S TFallF TF a llS AC Full Speed USB Specifications Table 24 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -10C TA 85C, or 3.0V to 3.6V and -10C TA 85C, respectively. Typical parameters apply to 5V and 3.3V at 25C. These are for design guidance only. Table 24. AC Full-Speed (12 Mbps) USB Specifications Symbol TRFS TFSS TRFMFS TDRATEF S Description Transition Rise Time Transition Fall Time Rise/Fall Time Matching: (TR/TF) Full Speed Data Rate Min 4 4 90 12 0.25% Typ - - - 12 Max 20 20 111 12 + 0.25% Units ns ns % Mbps Notes For 50 pF load. For 50 pF load. For 50 pF load. Document Number: 001-46901 Rev. *C Page 24 of 35 [+] Feedback CY8CTMA120 AC Operational Amplifier Specifications Table 25 and Table 26 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, or 3.0V to 3.6V and -40C TA 85C, respectively. Typical parameters apply to 5V and 3.3V at 25C. These are for design guidance only. Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block. Power = High and Opamp Bias = High is not supported at 3.3V. Table 25. 5V AC Operational Amplifier Specifications Symbol TROA Description Rising Settling Time from 80% of V to 0.1% of V (10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High Falling Settling Time from 20% of V to 0.1% of V (10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High Gain Bandwidth Product Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High Noise at 1 kHz (Power = Medium, Opamp Bias = High) Min Typ Max s s s s s s V/s V/s V/s V/s V/s V/s MHz MHz MHz nV/rt-Hz Units - - - - - - 3.9 0.72 0.62 TSOA - - - 0.15 1.7 6.5 0.01 0.5 4.0 0.75 3.1 5.4 - - - - - - - - - - - - - 100 5.9 0.92 0.72 - - - - - - - - - - SRROA SRFOA BWOA ENOA Table 26. 3.3V AC Operational Amplifier Specifications Symbol TROA Description Rising Settling Time from 80% of V to 0.1% of V (10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Falling Settling Time from 20% of V to 0.1% of V (10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Gain Bandwidth Product Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High Noise at 1 kHz (Power = Medium, Opamp Bias = High) Min Typ Max s s s s V/s V/s V/s V/s MHz MHz nV/rt-Hz Units - - - - 3.92 0.72 TSOA - - 0.31 2.7 0.24 1.8 0.67 2.8 - - - - - - - - - 100 5.41 0.72 - - - - - - - SRROA SRFOA BWOA ENOA Document Number: 001-46901 Rev. *C Page 25 of 35 [+] Feedback CY8CTMA120 AC Low Power Comparator Specifications Table 27 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, 3.0V to 3.6V and -40C TA 85C, or 2.4V to 3.0V and -40C TA 85C, respectively. Typical parameters apply to 5V at 25C. These are for design guidance only. Table 27. AC Low Power Comparator Specifications Symbol TRLPC Description LPC Response Time Min - - Typ Max 50 Units s Notes 50 mV overdrive comparator reference set within VREFLPC. AC Digital Block Specifications Table 28 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, or 3.0V to 3.6V and -40C TA 85C, respectively. Typical parameters apply to 5V and 3.3V at 25C. These are for design guidance only. Table 28. AC Digital Block Specifications Function Timer Description Capture Pulse Width Maximum Frequency, No Capture Maximum Frequency, With Capture Counter Enable Pulse Width Maximum Frequency, No Enable Input Maximum Frequency, Enable Input Dead Band Kill Pulse Width: Asynchronous Restart Mode Synchronous Restart Mode Disable Mode Maximum Frequency CRCPRS Maximum Input Clock Frequency (PRS Mode) CRCPRS Maximum Input Clock Frequency (CRC Mode) SPIM SPIS Maximum Input Clock Frequency Maximum Input Clock Frequency Width of SS_ Negated Between Transmissions Transmitter Receiver Maximum Input Clock Frequency Maximum Input Clock Frequency 20 50[15] 50[15] - - - - - - - - - - 49.92 49.92 ns ns ns MHz MHz 4.75V < Vdd < 5.25V. 4.75V < Vdd < 5.25V. - - 50[15] - - Min 50[15] - - - - - - Typ - 49.92 25.92 - 49.92 25.92 Max Units ns MHz MHz ns MHz MHz 4.75V < Vdd < 5.25V. 4.75V < Vdd < 5.25V. Notes - - 24.6 MHz - - 50[15] - - - - - - - 8.2 4.1 - 24.6 24.6 MHz MHz ns MHz MHz Maximum data rate at 4.1 MHz due to 2 x over clocking. Maximum data rate at 3.08 MHz due to 8 x over clocking. Maximum data rate at 3.08 MHz due to 8 x over clocking. Note 15. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period). Document Number: 001-46901 Rev. *C Page 26 of 35 [+] Feedback CY8CTMA120 AC External Clock Specifications Table 29 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, or 3.0V to 3.6V and -40C TA 85C, respectively. Typical parameters apply to 5V and 3.3V at 25C. These are for design guidance only. Table 29. AC External Clock Specifications Symbol FOSCEXT - - Duty Cycle Power up to IMO Switch Description Frequency for USB Applications Min 23.94 47 150 Typ 24 50 - Max 24.06 53 - Units MHz % s Notes AC Analog Output Buffer Specifications Table 30 and Table 31 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, or 3.0V to 3.6V and -40C TA 85C, respectively. Typical parameters apply to 5V and 3.3V at 25C. These are for design guidance only. Table 30. 5V AC Analog Output Buffer Specifications Symbol Description TROB Rising Settling Time to 0.1%, 1V Step, 100pF Load Power = Low Power = High TSOB Falling Settling Time to 0.1%, 1V Step, 100pF Load Power = Low Power = High SRROB Rising Slew Rate (20% to 80%), 1V Step, 100pF Load Power = Low Power = High SRFOB Falling Slew Rate (80% to 20%), 1V Step, 100pF Load Power = Low Power = High BWOBSS Small Signal Bandwidth, 20mVpp, 3dB BW, 100pF Load Power = Low Power = High BWOBLS Large Signal Bandwidth, 1Vpp, 3dB BW, 100pF Load Power = Low Power = High Min - - - - Typ Max 2.5 2.5 Units s s s s Notes - - - - 2.2 2.2 0.65 0.65 - - - - V/s V/s 0.65 0.65 - - - - V/s V/s 0.8 0.8 - - - - MHz MHz 300 300 - - - - kHz kHz Document Number: 001-46901 Rev. *C Page 27 of 35 [+] Feedback CY8CTMA120 Table 31. 3.3V AC Analog Output Buffer Specifications Symbol Description TROB Rising Settling Time to 0.1%, 1V Step, 100pF Load Power = Low Power = High TSOB Falling Settling Time to 0.1%, 1V Step, 100pF Load Power = Low Power = High SRROB Rising Slew Rate (20% to 80%), 1V Step, 100pF Load Power = Low Power = High SRFOB Falling Slew Rate (80% to 20%), 1V Step, 100pF Load Power = Low Power = High BWOBSS Small Signal Bandwidth, 20mVpp, 3dB BW, 100pF Load Power = Low Power = High BWOBLS Large Signal Bandwidth, 1Vpp, 3dB BW, 100pF Load Power = Low Power = High AC Programming Specifications Table 32 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, or 3.0V to 3.6V and -40C TA 85C, respectively. Typical parameters apply to 5V and 3.3V at 25C. These are for design guidance only. Table 32. AC Programming Specifications Symbol TRSCLK TFSCLK TSSCLK THSCLK FSCLK TERASEB TWRITE TDSCLK TDSCLK3 Description Rise Time of SCLK Fall Time of SCLK Data Setup Time to Falling Edge of SCLK Data Hold Time from Falling Edge of SCLK Frequency of SCLK Flash Erase Time (Block) Flash Block Write Time Data Out Delay from Falling Edge of SCLK Data Out Delay from Falling Edge of SCLK Min 1 1 40 40 0 - - - - Typ - - - - - 10 30 - - Max 20 20 - - 8 - - 45 50 Units ns ns ns ns MHz ms ms ns ns Notes Min - - - - Typ Max 3.8 3.8 Units s s s s Notes - - - - 2.6 2.6 0.5 0.5 - - - - V/s V/s 0.5 0.5 - - - - V/s V/s 0.7 0.7 - - - - MHz MHz 200 200 - - - - kHz kHz Vdd > 3.6 3.0 Vdd 3.6 Document Number: 001-46901 Rev. *C Page 28 of 35 [+] Feedback CY8CTMA120 AC I2C Specifications Table 33 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C TA 85C, or 3.0V to 3.6V and -40C TA 85C, respectively. Typical parameters apply to 5V and 3.3V at 25C. These are for design guidance only. Table 33. AC Characteristics of the I2C SDA and SCL Pins for Vdd Symbol FSCLI2C THDSTAI2C TLOWI2C THIGHI2C TSUSTAI2C THDDATI2C TSUDATI2C TSUSTOI2C TBUFI2C TSPI2C Standard Mode Fast Mode Min Max Min Max SCL Clock Frequency 0 100 0 400 Hold Time (Repeated) START Condition. After 4.0 - 0.6 - this period, the first clock pulse is generated. LOW Period of the SCL Clock 4.7 - 1.3 - HIGH Period of the SCL Clock 4.0 - 0.6 - Setup Time for a Repeated START Condition 4.7 - 0.6 - Data Hold Time 0 - 0 - Data Setup Time 250 - 100[16] - Set-up Time for STOP Condition 4.0 - 0.6 - Bus Free Time Between a STOP and START 4.7 - 1.3 - Condition Pulse Width of Spikes are Suppressed by the - - 0 50 Input Filter. Description Units kHz s s s s s ns s s ns Notes Figure 11. Definition for Timing for Fast/Standard Mode on the I2C Bus SDA TLOWI2C TSUDATI2C THDSTAI2C TSPI2C TBUFI2C SCL S THDSTAI2C THDDATI2C THIGHI2C TSUSTAI2C Sr TSUSTOI2C P S Note 16. A fast-mode I2C-bus device is used in a standard mode I2C-bus system, but the requirement tSU;DAT 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line trmax + tSU;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I2C-bus specification) before the SCL line is released. Document Number: 001-46901 Rev. *C Page 29 of 35 [+] Feedback CY8CTMA120 Package Dimensions This section illustrates the package specification for the CY8CTMA120 TrueTouch devices along with the thermal impedance for the package and solder reflow peak temperatures. It is important to note that emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled PSoC Emulator Pod Dimensions at http://www.cypress.com/design/MR10161. For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf. Note Pinned vias for thermal conduction are not required for the low power PSoC device. Figure 12. 56-Pin (8x8 mm) QFN 001-12921 ** Document Number: 001-46901 Rev. *C Page 30 of 35 [+] Feedback CY8CTMA120 Figure 13. 100-Ball (6X6 mm) VFBGA 51-85209 *B Document Number: 001-46901 Rev. *C Page 31 of 35 [+] Feedback CY8CTMA120 Figure 14. 100-Pin (14x14x1.4 mm) TQFP 51-85048 *C Thermal Impedance for the Package Package 56 QFN[18] 100 TQFP 100 VFBGA Typical JA [17] 12.93 oC/W 51 oC/W 65 oC/W Solder Reflow Peak Temperature Following is the minimum solder reflow peak temperature to achieve good solderability. Package 56 QFN 100 VFBGA Minimum Peak Temperature[19] 240oC 240oC Maximum Peak Temperature 260oC 260oC Notes 17. TJ = TA + Power x JA. 18. To achieve the thermal impedance specified for the ** package, the center thermal pad is soldered to the PCB ground plane. 19. Higher temperatures is required based on the solder melting point. Typical temperatures for solder are 220 5oC with Sn-Pb or 245 5oC with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications Document Number: 001-46901 Rev. *C Page 32 of 35 [+] Feedback CY8CTMA120 Development Tools Software PSoC Designer At the core of the PSoC development software suite is PSoC Designer. It is used by thousands of PSoC developers. This robust software has been facilitating PSoC designs for half a decade. PSoC Designer is available free of charge at http://www.cypress.com under Design Resources > Software and Drivers. PSoC Programmer PSoC Programmer is flexible enough to be used on the bench in development and suitable for factory programming. It works either as a standalone programming application or operates directly from PSoC Designer or PSoC ExpressTM. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com/psocprogrammer. Hi-Tech C Lite Compiler Hi-Tech C Lite is an ANSI C compiler optimized for PSoC to deliver dense, efficient executable code for a smaller than ever footprint. Hi-Tech C Lite is available for download at http://www.cypress.htsoft.com. To install the HI-TECH Lite version, download the complier installation file from HI-TECH and choose the Lite option when prompted for a registration key. The Lite version can be upgraded to the 45-day full featured evaluation version or the PRO version at any time. However, the PRO version can only be enabled with a purchased registration key. Hi-Tech C Pro Compiler Hi-Tech C Pro is an optional upgrade to PSoC Designer that offers all the benefits of Hi-Tech C Lite with additional features. Hi-Tech C Pro is available for purchase either at the Cypress Online Store or at http://www.cypress.htsoft.com. Hi-Tech C Pro is recommended for touchscreen applications using the Multi-Touch All-Point CY8CTMA120 device. CY3202-C iMAGEcraft C Compiler CY3202 is the optional upgrade to PSoC Designer that enables the iMAGEcraft C compiler. It can be purchased from the Cypress Online Store. At http://www.cypress.com, click the Online Store shopping cart icon at the bottom of the web page, and click PSoC (Programmable System-on-Chip) to view a current list of available items. Evaluation Tools All evaluation tools can be purchased from the Cypress Online Store. CY3210-MiniProg1 The CY3210-MiniProg1 kit allows a user to program PSoC devices through the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC through a provided USB 2.0 cable. The kit includes: MiniProg Programming Unit MiniEval Socket Programming and Evaluation Board 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample PSoC Designer Software CD Getting Started Guide USB 2.0 Cable Device Programmers All device programmers can be purchased from the Cypress Online Store. CY3216 Modular Programmer The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes: Modular Programmer Base 3 Programming Module Cards MiniProg Programming Unit PSoC Designer Software CD Getting Started Guide USB 2.0 Cable CY3207ISSP In-System Serial Programmer (ISSP) The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment. Note CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes: CY3207 Programmer Unit PSoC ISSP Software CD 110 ~ 240V Power Supply, Euro-Plug Adapter USB 2.0 Cable Document Number: 001-46901 Rev. *C Page 33 of 35 [+] Feedback CY8CTMA120 Accessories (Emulation and Programming) Third Party Tools Several tools are specially designed by the following third party vendors to accompany PSoC devices during development and production. Specific details for each of these tools are found at http://www.cypress.com under Design Resources > Evaluation Boards. Build a PSoC Emulator into Your Board For details on emulating a circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, see application note AN2323 "Debugging - Build a PSoC Emulator into Your Board". Ordering Information Single-Touch Enabled Temperature Range Multi-Touch Gesture Enabled Multi-Touch All-Point Enabled Y Y Y Y Ordering Code Package 56-Pin (8x8 mm) QFN 56-Pin (8x8 mm) QFN (Tape and Reel) 100-Pin OCD TQFP 100-Ball (6X6 mm) VFBGA CY8CTMA120-56LFXI CY8CTMA120-56LFXIT CY8CTMA120-00AXI CY8C24994-24BVXI 16K 16K 16K 16K 1K 1K 1K 1K -40C to +85C -40C to +85C -40C to +85C -40C to +85C Y Y Y Y Y Y Y Y Up to 37 Up to 37 Up to 37 Up to 37 Ordering Code Definitions CY 8 T MA XXX 56 XX Package Type: ............................................. Thermal Rating: ......................................PX = PDIP Pb-FreeC = Commercial ............................................SX = SOIC Pb-FreeI = Industrial ...................................... PVX = SSOP Pb-FreeE = Extended ....................................................... LFX/LKX = QFN Pb-Free ...............................................................AX = TQFP Pb-Free ..........................................................BVX = VFBGA Pb-Free Pin Count: 56-Pin Part Number Family Code: TMA = Multi-Touch All-Point Touchscreen Controller Technology Code: C = CMOS Marketing Code: 8 = Cypress PSoC Company ID: CY = Cypress Document Number: 001-46901 Rev. *C Page 34 of 35 X/Y Sensor Inputs [+] Feedback Flash (Bytes) SRAM (Bytes) CY8CTMA120 Document History Page Document Title: CY8CTMA120 TrueTouchTM Multi-Touch All-Point Touchscreen Controller Document Number: 001-46901 Revision ** *A *B *C ECN 2518134 2523303 2549257 2580296 Orig. of Change DSO/AESA DSO/PYRS YOM/PYRS KRY/AESA Submission Date 06/18/08 07/01/08 08/06/08 10/07/08 New data sheet Updated X/Y sensor inputs to 38 and supported screen sizes to 7.3" and below Added other sections based on PSoC data sheets Updated 56-Pin Part Pinout (QFN) table Added 100-Ball VFBGA Part Pinout Added 100-Ball (6X6 mm) VFBGA Package Diagram Updated Thermal Impedance and Solder Reflow Peak Temperature tables Description of Change Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales. Products PSoC Clocks & Buffers Wireless Memories Image Sensors psoc.cypress.com clocks.cypress.com wireless.cypress.com memory.cypress.com image.cypress.com PSoC Solutions General Low Power/Low Voltage Precision Analog LCD Drive CAN 2.0b USB psoc.cypress.com/solutions psoc.cypress.com/low-power psoc.cypress.com/precision-analog psoc.cypress.com/lcd-drive psoc.cypress.com/can psoc.cypress.com/usb (c) Cypress Semiconductor Corporation, 2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document Number: 001-46901 Rev. *C Revised October 7, 2008 Page 35 of 35 TrueTouchTM, PSoC DesignerTM, Programmable System-on-ChipTM, and PSoC ExpressTM are trademarks and PSoC(R) is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations. Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. All products and company names mentioned in this document may be the trademarks of their respective holders. [+] Feedback |
Price & Availability of CY8CTMA120
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |